

Statistical Analysis and Modeling of Random Telegraph Noise Based on Gate Delay Variation Measurement

A.K.M. Mahfuzul Islam*, Tatsuya Nakai†, and Hidetoshi Onodera†‡

*Institute of Industrial Science, The University of Tokyo.

†Graduate School of Informatics, Kyoto University,

‡JST, CREST

email: mahfuzul@iis.u-tokyo.ac.jp, {tnakai,onodera}@vlsi.kuee.kyoto-u.ac.jp

Abstract—We propose a characterization and modeling methodology for Random Telegraph Noise (RTN) induced ΔV_{th} variation based on gate delay variation measurement. We characterize the total amount of ΔV_{th} and model its scaling effect. A topology-reconfigurable ring oscillator (RO) is used to obtain gate delay variations between inverter stages. The devices under test are operated at near- or sub-threshold region to characterize RTN at low supply voltage. Measurement and characterization results from a 65 nm test chip show that lognormal distribution based modeling represents RTN-induced ΔV_{th} variability precisely. We extract the model parameters and evaluate the gate size dependency of these parameters. It is found that μ_1 of the lognormal distribution, $\ln \mathcal{N}(\mu_1, \sigma_1^2)$, does not have specific gate size dependency. Whereas, σ shows a W^{-a} dependency to gate size rather than the commonly assumed W^{-1} dependency, where a is evaluated to be less than 0.5. The proposed comprehensive statistical model and its parameter dependency is suitable for performance analysis of circuits where transistors of different gate sizes are used.

I. INTRODUCTION

As the scaling of transistor dimensions continues, variability between the transistors poses more challenge on designing reliable computing systems. With the emergence of IoT (Internet of Things), the need for energy-efficient computing is more demanding now. Supply voltage lowering is the most effective way to increase energy efficiency, but the effect of variability also becomes severe as the circuit performance is now more sensitive to variation. With transistor scaling, variability such as process variation and random telegraph noise (RTN) are reported to increase [1, 2]. In order to deal with variability, the variability needs to be accurately expressed by suitable statistical distributions, and the parameters of the distribution need to model the scaling effects such as gate size.

A common technique to deal with process variation is to up-size the devices. However, up-sizing also increase energy consumption, thus inaccurate statistical models or over pessimism can increase energy consumption by several magnitudes. The Pelgrom model [3], which relates the amount of random process variability to channel area, helps designers to optimize their designs to avoid unnecessary over-sizing. RTN induced V_{th} variation is also a statistical phenomena and have a strong gate size dependency. Unlike process variation, RTN-induced ΔV_{th} distribution is reported to have long tails in the distributions. Therefore, a suitable statistical model and its parameter extraction are required to account for RTN-induced ΔV_{th} variability during the design phase.

There are previous reports of characterization and modeling of RTN induced V_{th} variation [4–6]. The most common and basic approach is transistor $I-V$ measurement approach. This approach uses g_m to convert ΔI_D to ΔV_{th} . However, $I-V$ based

approach has the following limitations. Firstly, constant bias is applied which is not representative of the actual switching condition in a logic circuit. Although static $I-V$ based model was very useful for the random process variation, the dynamic nature of RTN, however, requires the verification from in-situ characterization under switching conditions. Secondly, the literature reports often use gate bias much higher where the transistor is in strong inversion. However, at low supply voltage, the transistors operate at weak or moderate inversion. At near-threshold operation, RTN induced ΔV_{th} is reported to increase [7], thus requires the modeling based on transistors operating near V_{th} . Finally, statistics of the number of traps and ΔV_{th} due to each trap are the target of characterization. Overall ΔV_{th} that a transistor can counter during the operation are calculated from a complex probabilistic computation. From circuit designers' perspectives, however, comprehensive modeling of overall ΔV_{th} due to RTN is required instead of single trap based ΔV_{th} modeling. Furthermore, confirmation from measurement that whether total ΔV_{th} estimation from single trap ΔV_{th} is valid or not. To overcome the above limitations, this paper proposes an in-situ characterization and modeling methodology of RTN for devices operating under switching condition. Weak or moderate inversion region is targeted to model RTN for low supply voltage operation.

In Sec. II, we describe our proposed statistical modeling approach of ΔV_{th} variation due to RTN. In Sec. III, we describe a RTN characterization methodology from delay variation measurement. Sec. IV demonstrates measurement and characterization results. In Sec. V, we put our concluding remarks.

II. STATISTICAL MODELING OF RTN

Static process variation of V_{th} is reported to follow normal distribution, $\mathcal{N}(\mu_n, \sigma_n^2)$ [1]. The scaling effect of static random variation can be well expressed by the following Pelgrom model [3].

$$\sigma_{V_{th}} = \frac{A_{V_{th}}}{\sqrt{WL}}, \quad (1)$$

where, W is gate width and L is gate length. $A_{V_{th}}$ consists of process parameters, and normally is considered constant for same channel profiles. So, once $A_{V_{th}}$ is characterized for a process, the circuit designers simply need to use Eq. (1) to analyze the circuit performance variations. However, RTN induced V_{th} variations are reported to have long tails in the distribution and therefore normal distribution can not be used to model these variations [4–7]. Literature reports suggest two distributions to model RTN induced V_{th} variation. One is the exponential distribution, $\text{Exp}(\sigma_e)$, and the other is the

TABLE I: Key characteristics of and symbols used for different distributions.

	Normal	Lognormal	Exponential
Parameters	μ_n, σ_n^2	μ_1, σ_1^2	σ_e
PDF	$\frac{1}{\sigma_n \sqrt{2\pi}} e^{-\frac{(x-\mu_n)^2}{2\sigma_n^2}}$	$\frac{1}{x\sigma_1 \sqrt{2\pi}} e^{-\frac{(\ln x - \mu_1)^2}{2\sigma_1^2}}$	$\frac{1}{\sigma_e} e^{-\frac{x}{\sigma_e}}$
CDF	$\frac{1}{2} \left[1 + \operatorname{erf} \left(\frac{x-\mu_n}{\sigma_n \sqrt{2}} \right) \right]$	$\frac{1}{2} \left[1 + \operatorname{erf} \left(\frac{\ln x - \mu_1}{\sigma_1 \sqrt{2}} \right) \right]$	$1 - e^{-\frac{x}{\sigma_e}}$
Mean	μ_n	$e^{\mu_1 + \sigma_1^2/2}$	σ_e
Variance	σ_n^2	$(e^{\sigma_1^2} - 1)e^{2\mu_1 + \sigma_1^2}$	σ_e^2
Sum of distribution	Normal	Approx. lognormal at right tail	Gamma

lognormal distribution, $\ln \mathcal{N}(\mu_1, \sigma_1^2)$. 3-D CAD simulations and device measurements are performed to investigate the scaling effect into the above statistical model parameters [4–6]. Key characteristics of the three distributions of normal, exponential and lognormal are shown in Table I.

There are many reports in the literature on statistical modeling of RTN and its scaling effects. Distribution of single-trap induced ΔV_{th} is reported to follow exponential distribution [4, 5, 7]. Scaling effect of the model parameter of the exponential distribution is reported to follow $W^{-1}L^{-0.5}$. Multi-trap induced overall ΔV_{th} fluctuation is believed to be a superimpose of the amounts of each single-trap induced ΔV_{th} . Overall ΔV_{th} is obtained by combining the statistics of the number of traps with the statistics of single-trap amplitudes, ΔV_{th} , into one comprehensive statistical model [6]. 95% percentile of overall ΔV_t distribution is reported to have $W^{-1}L^{-1.5}$ dependency [6]. However, it is still not clear which distribution best expresses the overall ΔV_{th} variation, and how the model parameters relate to transistor parameters of gate width for example. Next, at near-threshold operation and under switching condition, the overall ΔV_{th} distribution is not yet characterized and modeled. In this paper, we perform characterization and analysis of RTN-induced ΔV_{th} variation based on delay variation measurements, and extract model parameters and its scaling effects. We perform a comparative analysis of RTN induced ΔV_{th} variation using both of the exponential and lognormal distribution and show that lognormal distribution represents RTN more precisely. Next, we characterize and model gate size dependency into the model parameters. We find that the scaling effect is much smaller than those reported in the literature which will be discussed in Sec. IV.

III. RTN CHARACTERIZATION METHODOLOGY

A. Characterization Methodology

In order to perform in-situ delay variation to model RTN for logic circuits, an RO based approach is useful. However, characterization of RTN-induced ΔV_{th} distribution from conventional RO based delay measurement is difficult because delay variations of multiple inverter stages are averaged out. Conventional RO based characterization is useful when the underline distribution is known. However, when investigating the best distribution that represent ΔV_{th} distribution due to RTN, the above approach faces several limitations and direct visibility into the gate-level distribution is required. In order to overcome this problem, we use a topology-reconfigurable RO




Fig. 1: Topology-reconfigurable ROs for gate delay variation measurement implemented in a 65-nm test chip. ROs with three different gate sizes of 120 nm, 240 nm and 360 nm are implemented for gate size dependency extraction.

TABLE II: Gate sizes used for gate size dependency extraction.

RO Index	nMOS gate width [nm]	pMOS gate width [nm]
#0	120	120
#1	240	360
#2	360	240

[8]. The topology-reconfigurable RO enables gate-level delay evaluation. In the topology-reconfigurable RO, each inverter delay is configured to have multiple times higher sensitivity than the other stages. The higher sensitivity is utilized to extract variation for each inverter stage. Furthermore, making the inverter delay sensitive to only nMOSFET or pMOSFET provides independent nMOSFET and pMOSFET characterization.

Fig. 1 shows our test chip which comprises four modules with each consisting of three topology reconfigurable ROs. Three different gate sizes are implemented for gate size dependency characterization. The gate sizes are shown in Table II. Each RO is 127 staged. First stage is an NAND gate to turn ON and OFF the oscillation, and the last stage is used as buffer. From a single RO, 125 samples for nMOSFET and 125 measurement samples for pMOSFET are measured by reconfiguring the topology of each stage. Six control signals are used to reconfigure the topology to achieve the following delay characteristics.

- 1) Equal rise/fall delay as shown in Fig. 1(a),
- 2) larger fall delay sensitive to nMOS as shown in

- Fig. 1(b), and
 3) larger rise delay sensitive to pMOS as shown in Fig. 1(c).

B. Delay Variation Characterization

The delay variation between inverter stages are obtained by the following way. The RO period when the j th inverter have higher fall or rise delay sensitivity is expressed as follows.

$$= D_0^j + d^j. \quad (2)$$

Here, d^j is the inverter fall or rise delay for the j th stage, and N is the number of stages. D_0^j is the delay contribution from all the inverter delays except the j th stage fall delay. Thus, the delay of the target j th stage is obtained as follows.

$$d^j = D^j - D_0^j. \quad (3)$$

Although we can only measure D^j with our circuit, for a sufficiently large number of stages, D_0^j can be approximated with D_0 which is the delay when all the inverter stages are configured as in Fig. 1(d). If D_0 does not show any fluctuation due to RTN, that is does not show any binary fluctuation, then the delay fluctuation observed in ΔD^j can be attributed to d^j fluctuation. As a result, Δd^j is evaluated by measuring ΔD^j .

$$\Delta d^j \approx \Delta D^j. \quad (4)$$

In summary, $(D^j - D_0)$ gives the static process variation for the j th stage, and ΔD^j over time gives the RTN induced fluctuation for the same j th stage.

C. Delay Model

The gate delay of nMOSFET- or pMOSFET-sensitive inverter topology is contributed by two transistors. Thus, the delay fluctuation ΔD can be expressed by the sensitivity coefficients as follows.

$$\Delta D = k_1 \Delta V_{th1} + k_2 \Delta V_{th2}. \quad (5)$$

In our circuit topology, $\alpha = k_2/k_1$ is a constant which depends on the technology parameters of body-effect and DIBL coefficients [9]. Thus, ΔV_{th} variation can be evaluated by the following equation.

$$\frac{\Delta D}{k_1} = \Delta V_{th1} + \alpha \Delta V_{th2}. \quad (6)$$

D. ΔV_{th} Characterization

Delay variation, ΔD , is converted to ΔV_{th} using sensitivity coefficient, k_1 .

$$k_1 = \left(\frac{\partial d^j}{\partial V_{th}} \right)_{d^j=d_{meas}^j} = \left(\frac{\partial \Delta D^j}{\partial V_{th}} \right)_{\Delta D^j=\Delta D_{meas}^j}. \quad (7)$$

Here, d_{meas}^j is inverter delay obtained using Eq. (3). The sensitivity value is calculated by transistor-level simulation using the foundry provided transistor model. At near- and sub-threshold operation, as inverter delay is non-linear to V_{th} variation, the sensitivity is not constant. Thus, sensitivity value at the actual V_{th} value in silicon need to be estimated. Thanks to our reconfigurable circuit topology, the V_{th} value for each inverter stage can be referred from the delay value which is shown in Fig. 2. From the delay model of Eq. (5), $\Delta d/k_1$ does




Fig. 2: Sensitivity coefficient calculation by model-hardware correlation.




Fig. 3: Several samples of observed RTN-induced delay fluctuations for different pMOS-sensitive inverters.

not give the ΔV_{th} in a single MOSFET, rather the total ΔV_{th} contribution from the two MOSFETs. Single MOSFET ΔV_{th} can be decomposed assuming a statistical distribution model such as the lognormal distribution. Using Fenton's method [10], $\mu_{1,\Delta V_{th}}$ and $\sigma_{1,\Delta V_{th}}^2$ are computed from Eq. (6) with the following equations.

$$\sigma_{1,\Delta V_{th}}^2 = \ln \left[\frac{(1 + \alpha)^2 \exp(\frac{\sigma_{\Delta D}^2}{k_1^2}) - 2\alpha}{1 + \alpha^2} \right], \quad (8)$$

$$\mu_{1,\Delta V_{th}} = \mu_{\frac{\Delta D}{k_1}} - \frac{\sigma_{\Delta V_{th}}^2}{2} - \ln(1 + \alpha) + \frac{\sigma_{\frac{\Delta D}{k_1}}^2}{2}. \quad (9)$$

IV. MEASUREMENT AND ANALYSES

A. Measurement

In order to evaluate inverter delay operating at near- or sub-threshold region, supply voltage of 0.8 V is used. Because of




Fig. 4: Q-Q plot of pMOSFET-sensitive gate delay.




Fig. 5: Probability plot for normal distribution of pMOSFET $\Delta D/k_1$.

the V_{th} drop across the pass-gate transistor, the gate overdrive for the pull-up or pull-down transistor in inhomogeneous stage is around transistor V_{th} . In other words, for each inhomogeneous configuration, only the devices under test operate near V_{th} and all the other devices operate above V_{th} . Four ROs are measured for both of the nMOSFET and pMOSFET V_{th} characterizations. As a result, a total of $125 \times 4 = 500$ measurement samples are obtained for each gate width. For each RO, oscillation frequency is measured over 35 s with an integration time of 1 ms.

Fig. 3 shows measurement samples of oscillation period observed over time for six different inhomogeneous configurations. The measurement results correspond to pMOSFET RTN-induced ΔV_{th} . Discrete fluctuations in the oscillation periods are observed which confirms the characteristics of RTN. We can observe RTN of various amplitudes, time constants and multiple traps. Here we focus on the total amount of delay fluctuation that can occur during the circuit operation. Thus, the following definition of delay fluctuation is used to evaluate overall ΔV_{th} .

$$\Delta D = D_{\max} - D_{\min} = 1/F_{\min} - 1/F_{\max}. \quad (10)$$

B. Distribution Fitting

Fig. 4 shows a probability plot for normal distribution of the observed gate-delay fluctuation for three different channel




Fig. 6: Probability plot for exponential distribution of pMOSFET $\Delta D/k_1$.




Fig. 7: Probability plot for lognormal distribution of pMOSFET $\Delta D/k_1$.

sizes using pMOSFET-sensitive inhomogeneous topology. As expected, long tails are observed in all the three distributions. Next, the delay distribution is converted to $\Delta D/k_1$ distribution. $\Delta D/k_1$ distributions for three different gate widths are shown in Fig. 5. The figure confirms that long tails exist at ΔV_{th} level distributions, as $\Delta D/k_1$ represents sum of two ΔV_{th} distributions as shown in Eq. (6).

Next, we plot the measured $\Delta D/k_1$ distributions for exponential and lognormal distributions to examine which distribution represents RTN induced ΔV_{th} variation best. Fig. 6 shows the probability plot for exponential distribution, whereas Fig. 7 shows the probability plot for lognormal distribution. From the figures, we observe that both the exponential and the lognormal distributions represent the measured data quite well. In order to further examine which of the distributions is better to represent the data, cumulative probability function plot is shown in Fig. 8. Lognormal distribution fits the empirical CDF of measured data better. Thus, we conclude that lognormal distribution suits better at modeling the overall ΔV_{th} variation due to RTN.




Fig. 8: Comparison between empirical, exponential and lognormal CDFs of $\Delta D/k_1$ for pMOSFET of 120 nm gate width.




Fig. 9: Gate size dependency of σ_e and σ_1 parameters of $\Delta D/k_1$ for exponential and lognormal distributions.

C. Modeling of Gate Size Dependency

Next, gate size dependency of $\Delta D/k_1$ are evaluated. Fig. 9(a) shows the extracted σ_e with an error bar showing the bounds of a 95% confidence interval for exponential distribution. The exponential distributions are obtained by fitting σ_e to the measured $\Delta D/k_1$ data. The figure also shows two fitted curves. One uses a W^{-1} model and the other uses a W^{-a} model. W^{-a} model fits the gate size dependency well, and surprisingly the value of a is only 0.26 which is much smaller than the commonly assumed value of 1. Fig. 9(b) shows the fitted σ_1 of lognormal distributions against the gate sizes. W^{-a} model fits the gate size dependency best and the value of a is 0.44.

Assuming ΔV_{th} distribution due to RTN follows lognormal distribution, we calculated the $\mu_{1,V_{th}}$ and $\sigma_{1,V_{th}}$ using Eq. (8) and (9). Extracted $\mu_{1,V_{th}}$ and $\sigma_{1,V_{th}}$ values are shown in Figs. 10(a) and 10(b). $\mu_{1,V_{th}}$ shows no clear dependency on transistor channel size but remain almost same. However, $\sigma_{1,V_{th}}$ shows monotonous decrease with the increase of channel area. Gate size dependency of $\sigma_{1,V_{th}}$ is then extracted by fitting to W^{-a} model. It is found that $\sigma_{1,V_{th}}$ is proportional to $1/W^{0.41}$ rather than $1/W$. From the results, it is confirmed first that lognormal distribution is suitable for modeling RTN. Second, the gate size dependency of the overall ΔV_{th} have different




Fig. 10: Gate size dependency of μ_1 and σ_1 parameters of ΔV_{th} distribution for lognormal distribution.

TABLE III: Extracted model parameters for RTN-induced ΔV_{th} distribution of different transistor sizes.

	pMOS			nMOS
	120 nm	240 nm	360 nm	360 nm
$\mu_{\Delta D/k_1}$	2.1	1.9	2.0	1.4
$\sigma_{\Delta D/k_1}$	0.57	0.43	0.35	0.38
$\mu_{\Delta V_{th}}$	1.1	0.96	1.0	0.51
$\sigma_{\Delta V_{th}}$	0.75	0.57	0.47	0.51

scaling effects than those reported in the literature. Table III summarizes the extracted parameters for fitted lognormal distributions of ΔV_{th} variations for different gate width.

Next, ΔV_{th} distributions for nMOSFET and pMOSFET with the same gate size are compared. Fig. 11 shows the probability plot for exponential distribution of $\Delta D/k_1$ for nMOS and pMOS transistors with gate width of 360 nm. Fig. 12 shows the probability plot for lognormal distribution of $\Delta D/k_1$ for nMOS and pMOS transistors with gate width of 360 nm. As with the case for different gate sizes, ΔV_{th} distributions for nMOSFET and pMOSFET are well represented by both the exponential and lognormal distributions. When exponential distribution is used, σ_e values differ largely. However, σ_1 of lognormal distribution shows similar values between them and μ_1 differs.

Finally, Fig. 13 shows the projection of ΔV_{th} distribution based on the extracted model parameters for evaluation of worst-case ΔV_{th} against device sizing. Gate size of 120 nm shows 60 mV and 128 mV of ΔV_{th} at 4σ and 5σ levels. So, if the RTN follows lognormal distribution up to 4σ level, special care needs to be taken for designing reliable systems operating at near- or sub-threshold region.

V. CONCLUSION

We have presented a characterization methodology of size dependency on overall threshold voltage fluctuation due to RTN for statistical modeling. Our methodology utilizes a topology-reconfigurable ring oscillator for in-situ RTN measurement under switching condition. From the measurement results with a 65-nm test chip, it is observed that lognormal distribution represents ΔV_{th} variation due to RTN better than the exponential distribution. Size dependency of μ_1 and σ_1 of




Fig. 11: Probability plot for exponential distribution of the measured $\Delta D/k_1$ against nMOSFET and pMOSFET. Transistor gate width is 360 nm.




Fig. 12: Probability plot for lognormal distribution of the measured $\Delta D/k_1$ against nMOSFET and pMOSFET. Transistor gate width is 360 nm.




Fig. 13: Prediction of worst-case ΔV_{th} due to RTN for three different pMOS transistors.

lognormal distribution for pMOS transistor are extracted. It is found that μ_1 does not have any size dependency but σ_1 has a W^{-a} relationship to the gate size rather than the commonly assumed W^{-1} relationship. The value of a was evaluated to be less than 0.5. The characterization of gate size dependency on overall ΔV_{th} distribution is helpful in establishing compact statistical model for analysis of circuits where various gate sizes are used.

ACKNOWLEDGEMENT

The VLSI chip in this study has been fabricated in the chip fabrication program of VDEC, the University of Tokyo in collaboration with STARC, e-Shuttle, Inc., and Fujitsu Ltd. This work was partly supported by JSPS KAKENHI number 25280014.

REFERENCES

- [1] T. Tsunomura, A. Nishida, F. Yano, A. T. Putra, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada, T. Hiramoto, and T. Mogami, "Analyses of 5σ Vth Fluctuation in 65nm-MOSFETs using Takeuchi Plot," in *Symposium on VLSI Technology*, 2008, pp. 156–157.
- [2] N. Tega, H. Miki, and F. Pagette, "Increasing Threshold Voltage Variation due to Random Telegraph Noise in FETs as Gate Lengths Scale to 20 nm," in *Symposium on VLSI Technology*, 2009, pp. 50–51.
- [3] M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching Properties of MOS Transistors," *IEEE Journal of Solid-State Circuits*, vol. 24, no. 5, pp. 1433–1439, oct 1989.
- [4] K. Takeuchi, T. Nagumo, S. Yokogawa, K. Imai, and Y. Hayashi, "Single-Charge-Based Modeling of Transistor Characteristics Fluctuations Based on Statistical Measurement of RTN Amplitude," in *Symposium on VLSI Technology*, 2009, pp. 54–55.
- [5] A. Ghetti, C. Compagnoni, A. Spinelli, and A. Visconti, "Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca-Nanometer Flash Memories," *IEEE Transactions on Electron Devices*, vol. 56, no. 8, pp. 1746–1752, 2009.
- [6] S. Realov and K. L. Shepard, "Analysis of Random Telegraph Noise in 45-nm CMOS Using On-Chip Characterization System," *IEEE Transactions on Electron Devices*, vol. 60, no. 5, pp. 1716–1722, may 2013.
- [7] J. Franco, B. Kaczer, M. Toledano-Luque, P. J. Roussel, J. Mitard, L. Å. Ragnarsson, L. Witters, T. Chiarella, M. Togo, N. Horiguchi, G. Groeseneken, M. F. Bukhori, T. Grassler, and A. Asenov, "Impact of single charged gate oxide defects on the performance and scaling of nanoscaled FETs," in *IEEE International Reliability Physics Symposium*, 2012, pp. 1–6.
- [8] A. M. Islam and H. Onodera, "In-Situ Variability Characterization of Individual Transistors Using Topology-Reconfigurable Ring Oscillators," in *International Conference on Microelectronic Test Structures*, 2014, pp. 121–126.
- [9] —, "Sensitivity-independent Extraction of Vth Variation Utilizing Log-normal Delay Distribution," in *International Conference on Microelectronic Test Structures*, 2015, pp. 212–217.
- [10] L. F. Fenton, "The Sum of Log-Normal Probability Distributions in Scatter Transmission Systems," *IRE Transactions on Communications Systems*, vol. 8, no. 1, pp. 57–67, 1960.